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Control apparatus including a plurality of gating cir- 
cuits for sequentially applying a plurality of pulses to a 
load, whereby each gating circuit is activated by a delay 
network to  apply a pulse for a desired predetermined 
period. Information indicative of the activation of any 
gating circuit is stored and a selection circuit, responsive 
to the stored information and input pulse trains, selec- 
tively activates successive gating circuits, in conjunction 
with associated delay networks, such that the load is 
pulsed for the predetermined desired period in a selected 
sequence. 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or for the Government for gov- 
ernmental purposes without the payment of any royalties 
thereon or therefor. 
This invention relates generally to  control apparatus, 
and more particularly to control apparatus providing 
logical operations and pulse shaping in response to a 
train of input pulses to  produce output pulses in a selected 
sequence for driving slow response-time loads such as 
phase-pulsed step motors and the like. 
There are many instances where it is desirable to  pulse 
a plurality of loads in a desired sequence in response to 
a single input pulse train. In a typical example these 
loads may be the armature windings of a phase-pulsed 
step motor of the type utilized for orientation of the solar 
paddles of a spacecraft. Other types of stepper motors, 
stepping switches, relay banks and the like may provide 
a plurality of loads which are required to be pulsed in a 
selected sequence in response to a single input pulse train. 
The present invention contemplates the provision of a 
plurality of gating circuits, each operable to supply pulses 
to a load associated therewith. Each gating circuit is 
activated by a delay network for a predetermined period. 
Information indicative of the activation of any gating 
circuit is stored in a bistable magnetic core. A selection 
circuit, responsive to the stored information and an in- 
put pulse train, selectively activates successive gating cir- 
cuits, through their associated delay network, such that 
the loads are pulsed in an ordered sequence in response 
to the pulse train. 
It is accordingly among the objects of the present in- 
vention to provide novel and improved control apparatus 
of the type described that is bidirectional in operation 
and which draws no stand-by power. 
Another object is to provide control apparatus which 
establishes a desired output pulse sequence in response 
to an input pulse train, and which is insensitive to ex- 
traneous switching transients that produced a false pulse 
sequence. 
A further object of the invention is to provide control 
apparatus of the type described having simplified circuitry 
for sequentially pulsing a plurality of loads in the for- 
ward or reverse direction, without the loss of pulses, and 
wherein the load pulses are shaped or stretched as re- 
quired for use with slow-response loads. 
Further objects of the invention will become apparent 
with reference to the following detailed description of an 
illustrative embodiment. The various features of the illus- 
trative embodiment may be best understood with refer- 
ence to the accompanying drawings, wherein: 
The figure is an illustrative embodiment of the con- 
trol apparatus of the invention. 
In the figure there is provided a plurality of magnetic 
cores 121 and 12, and U3, each core being of the type 
having generally rectangular hysteresis loops for storing 
10 digital information in the form of the direction of 
remnant magnetization. For a given arbitrary direction 
of remnant magnetization the core is in the “0” state; 
upon reversal of the direction of remnant magnetization 
the core is switched to the “1” state. This flux reversal 
15 may be achieved by passing a current pulse through a 
winding placed upon the core. In addition, switching of 
the flux condition will induce relatively large output sig- 
nals in any other windings which may be placed upon the 
core. 
For the purposes of the present invention a plurality 
of stages are utilized, with one core for each stage, in- 
terconnected in the manner to be subsequently described. 
Cores l Z 1  and 1Z3 may be considered in conjunction with 
the first or the final stage, depending on the direction of 
25 operation desired. All other cores may be considered 
in conjunction with the intermediate stages. For simplicity 
of illustration a three stage apparatus is shown, with core 
being in the first stage, core 122 representative of 
immediate stages and core 123 in the final stage. A larger 
30 number of intermediate stages than the one illustrated 
may be used. All cores may be physically and electrically 
identical to one another, with the significant difference 
between the end and the intermediate stages being in the 
disposition of windings thereon and in certain aspxts of 
Considering the figure further, a first or “reset” wind- 
ing 18 is provided on each core, and ‘all such windings 
are connected in series between supply voltage terminal 
17 and ground reference through the collector-emitter 
bo junction or transistor 22. Resistor 19 and capacitor Zd. 
provide filtering for the voltage supplied to terminal 14, 
and resistor 23 provides current limiting for the collector- 
emitter path of transistor 22. The base of transistor 22 is 
connected, via base resistors 25 and 27, to terminals VI 
45 and V2 respectively. For a negative voltage at terminal 
17 transistor 22 is a PNP transistor, and is maintained 
normally non-conducting. This arrangement provides a 
single reset line controlled by transistor 22, operable to 
reset or clear all cores to the “0” state by current pulses 
60 through windings 18 when transistor 22 is gated into con- 
duction by pulses applied to either terminal VI or V2. 
A second or “set” winding 28 is also provided on each 
Z3. This winding is operable to store 
information in a given core by switching it from the “0” 
to ground reference and the other end thereof coupled to 
the emitter of individual ones of gating transistors 3a1, 
30, and 303 through current limiting resistors 29. Shunt- 
ing windings 28 of cores & and 12, (the first and final 
80 cores), between one side of resistor 29 and ground, is a 
temperature compensated Zener diode. This may take 
the form of Zener diodes 35 and diodes 37, connected in 
back-to-back relationship. Coupled between the base of 
transistors 3Q1, 3Q2 and 30, and ground reference are 
65 resistance-capacitance (RC) networks 341, 342 and 343. 
Each such RC network includes a resistor and a capacitor 
connected in parallel. A load 321, 32, and 3Z3 is connected 
between the collector of each transistor 3Q1, 360, and 303 
and a voltage source appearing at terminals 33. For a 
negative voltage supply transistors 301, 30, and 3 4  are 
PNP transistors, and when selected ones are gated or 
20 
35 the coupling circuitry associated therewith. 
55 to the “1” state. One end of each winding 
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switched to conduction in the manner subsequently de- are presently in the ‘‘0” state the result is to drive them 
scribed, pulses of an appropriate shape are applied to further into saturation and no switching occurs. During 
each load 3Z1, 322 and 323 in a desired sequence. Each this pulse period the reset winding 18 dominates over 
load is adopted to utilize pulses provided by a control the set winding 28 and prevents switching of any core 
apparatus of the figure, and typically each may be an from the “0” to the “1” state. At the same time the first 
armature winding on a phase-pulsed step motor. Alter- pulse of pulse train 84 is applied to the base of transistor 
nately, each load may be any suitable utilization device 42, but it has no collector voltage and does not conduct. 
having a slow response time, such as relays, stepping As a result, during the first pulse temporary storage 
switches, or the like. occurs by virtue of the charge build-up across the ca- 
The first core and intermediate core (as well as pacitor of RC network 341. Core 121 does not switch 
any additional intermediate core that may be used) states and transistor 301 conducts. After the end of the 
are each provided with a thud or “output” winding 38. first pulse, however, there is no pulse in winding 18 SO 
This winding transfers a pulse, indicative of stored infor- that set winding 28 is able to switch core l21 to the “1” 
mation, to a successive stage. One end of each winding state. Transistor So1 continues to conduct until the charge 
38 is connected to the collector of transistor 42 and 15 stored by RC network 3d1 is bled off. This results in ;L 
the other end connected, via decoupling diodes $1, to  pulse across load 3Z1 of greatly extended time duration. 
the top of the appropriate RC network 34 of the next The time constant of RC network M1 (typically 36 mi& 
successive stage. In the embodiment shown, diode 4% is seconds) i s  such that transistor 3Q1 stops conducting be- 
poled to pass a negative going pulse to the RC network. fore the next pulse appears a t  VI. The period of pulse 
Transistor 42, an NPN transistor maintained normally 20 train VI may be idefinitely long. The direction of current 
non-conducting, has its emitter returned to ground refer- through winding 28 is such that diodes 35 and 37 do not 
ence to complete a current return path for winding 38. conduct. 
The base of transistor 42 is coupled to terminal VI‘ The second pulse of pulse train 82 causes transistor 22 
through resistor 43. to conduct, producing a current pulse through winding 
Each core except the first core has a fourth or additional 25 18 to reset core 121 from the “1” to the “0” state. This 
“output” winding 48. Thus winding 48 is provided for induces an output pulse in winding 38 of core U1, which 
final core I&, intermediate core and any other inter- pulse is coupled through diode 41 to the top of the RC 
mediate cores. One end of each winding 48 is connected network 342 to charge its capacitor. The other end of 
to the collector of transistor 52 and the other end thereof winding 38 is simultaneously brought to ground through 
connected, via decoupling diode 511, to the top of the RC 30 transistor 42, which is switched to  conduction in response 
network 34 associated with the immediately preceding to the second pulse of pulse train 84 applied to its base. 
stage. Diode 51 is poled the same as diode 41, and tran- The capacitor of RC network 342 is charged rapidly rela- 
sistor 52, similar to transistor 42, has its emitter con- tive to the charging of capacitor of RC network 341 by 
nected to ground reference and its base coupled to ter- the second pulse of pulse train 82, with the result that 
minal V2‘ through resistor 33. 35 transistor 302 becomes sufficiently conductive to supply 
Terminal VI is further coupled to R C  network 341 base current to switch transistor 72 to conduction. Con- 
(associated with the first tage) by resistor 61 and diode duction of transistor 72 effectively clamps the base of 
63. Diode 63 is poled to pass negative going pulses to RC transistor 301 to ground and inhibits its conduction. Dur- 
network 341. Similarly, terminal V2 is coupled to R C  ing the pulse period the current through winding 18 of 
network 34, (associated ‘with the third stage) through 40 core 1% again dominates to prevent switching of core 122 
resistor 65 and diode 67. from the “0” state to the “1” state through the action of 
There is also provided inhibit circuitry for the first and winding 28. Transistor 302 conducts in the manner pre- 
final stages including transistors ’72 and 76. The collector- viously described, to  produce a pulse of extended length 
emitter junction of transistor 72 ( a  PNP transistor) is through load 322. Core 1Z2 is switched from the “0” to 
connected between the top of RC network 341 and 45 the “1” state after the end of the pulse. 
ground reference, and its base is connected through Operation continues as described through the third or 
resistors 73 and 75 to the emitter of transistors 302 and final stage such that loads 321, 322 and 32, are pulsed 
303, respectively. The collector-emitter junction of tran- in the desired sequence. It is to be remembered that 
sistor 76 is similarly connected between the top of RC after the third pulse cere 12, is in the “1” state, all other 
network 34, and ground reference, and its base is con- 50 cores being cleared to the “0” state. On the fourth pulse, 
nected through resistors 77 and 79 to the emitter of a current pulse through winding 18 will switch core 12, 
transistors 302 and 301. from the “1” to the “0” state, inducing a voltage winding 
In considering the operation of apparatus of the figure, 28. However, this induced pulse is of a polarity that 
assume that all cores are initially in the “0” state and causes diodes 35 and 37 to conduct and the energy con- 
that it is desired to provide load pulses in the sequence 55 tained therein is dissiptated by being recirculated through 
321, 322 and 323 in response to an input pulse train. For winding 28. There is no induced voltage appearing at  the 
the type of transistors shown, and the diode polarities base of transistor 72 to  cause it to conduct to inhibit the 
illustrated, all transistors are normally nonconducting charging of the capacitor of RC network 341, as occurred 
and a negative going pulse train is utilized. Such a pulse with previous pulses. Accordingly, the operation previous- 
train is applied to terminal V1, and simultaneously its 60 ly described in conjunction with the first pulse of pulse 
inverse (180” phase reversal) is applied to terminal V1‘. train 82 repeats and a second cycle of controller oper- 
This inverse may be obtained from a single pulse train ationcommences. 
by any conventional phase inverting scheme. These two Application of pulse trains 82 and 84 to terminals VZ 
pulse trains are illustrated by waveforms 82 and 84, and VY will result in reverse operation; that is, will pro- 
respectively, in the figure, and is assumed to provide 65 vide a pulse load sequence of 34,, 342, 341. The first pulse 
forward operation. It is to be understood that reverse of pulse trains 82 and 84 result in operation identical to 
operation, providing load pulse sequence 34,, 3d2 and 341, that previously described except it is R C  network 343 
may be achieved in the same manner as described by rather than RC network 341 that is charged. The second 
applying similar pulse trains to input terminals V2 and VZ’. and subsequent pulses result in substantially the same 
The first pulse of pulse train 82 is passed by diode 63 70 operation, except that when pulse train 82 switches the 
to negatively charge the capacitor of RC network 341 and appropriate core from the “1” to “0” state pulse train 8% 
cause transistor 301 to conduct. This first pulse also causes transistor 52 rather than transistor 42 to conduct, 
switches transistor 22 to conduction to supply a current and a pulse is induced in winding 48 rather than winding 
pulse through all series windings 18, thereby driving cores 38 for application to the appropriate RC networks 342 or 
821, 1Z2 and towards the “0’ state. Since these cores 75 341. With this difference, operation is as described, but 
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in a reverse sequence. Th arrangement provides bi- 
directional operation so that forward or reverse oper- 
ation may be achieved at any point in the pulse sequence, 
without the loss of pulses. 
The foregoing apparatus provides numerous advantages 
for controlling the sequential pulsing of slow response 
loads such as phase-pulsed step motors and the like. The 
storage provided by the RC networks stretches the load 
pulses so that slow response loads may be driven while 
at the same time retaining small magnetic core size. In 
addition, this storage tends to filter both input and load 
pulses, and to delay pulsing to eliminate “racing” prob- 
lems associated with prior art digital feedback techniques. 
The apparatus draws zero standby power, has simplified 
input pulse requirements, may be conveniently operated 
in the forward or reverse direction, provides unidirection 
in outputs for both directions of operation, and can be 
easily modified to utilize from two to  ten or more stages. 
While an illustrative embodiment of the invention has 
been set forth with partciularity, it should be readily ap- 
parent to those skilled in the art that modifications and 
variations thereof are possible. It is therefore to be under- 
stood that the invention may be practiced other than 
specifically described. 
What is claimed as new and desired to be secured by 
Letters Patent of the United States is: 
1. Bidirectional control apparatus for applying pulses 
to a load, said apparatus comprising a plurality of suc- 
cessive stages interconnected in a chain, each said stage 
including gating means for applying pulses to an individ- 
ual load associated therewith and means for storing in- 
formation indicative of the activation of any one of said 
gating means; separate delay means including energy stor- 
age means connected to each said gating means and 
adapted to activate individually each said gating means 
for a desired predetermined period; input means for re- 
ceiving simultaneously applied pulse trains; and selection 
means responsive to said stored information and to said 
simultaneously applied pulse trains and operable to  apply 
pulse energy to  the separate delay means of selected stages 
of said chain; whereby said loads are each pulsed for said 
desired predetermined period in a selected sequence in re- 
sponse to said pulse trains. 
2. The control apparatus of claim 1 wherein said gat- 
ing means is a switching transistor and said delay means 
is a resistance-capacitance network, with the emitter-col- 
lector junction of said transistor connected in series with 
said load and with said resistance-capacitance network 
coupled to the base of said transistor, whereby conduction 
of said transistor is controlled by the charge across said 
resistance-capacitance network. 
3. The control apparatus of claim 1 wherein said in- 
formation storing means is a bistable magnetic core op- 
erable to store information in the form of the direction 
of remnant magnetization. 
. The control apparatus of claim B and further includ- 
ing inhibit means responsive to  said stored information 
for preventing application of pulse energy to any delay 
means other than a selected one. 
5. Control apparatus for sequentially pulsing a plural- 
ity of loads, said apparatus comprising N successive stages 
each of which includes a bi-stable magnetic core for stor- 
ing information in the direction of remnant magnetiza- 
tion, each said core having set and reset windings thereon 
and the cores of the first through N-1 stages having an 
output winding thereon; individual gating means con- 
nected to each said set winding ando perable to apply 
pulses to a related one of said loads; reset means con- 
nected in series with all rest windings for returning all 
said cores to a common direction of magnetization; delay 
means connected to each said gating means for storing 
15 pulse energy to thereby activate the associated gating 
means for a desired predetermined period; selection means 
in circuit with said output windings and the delay means 
of stages 2 through N and operable to apply pulse energy 
to  said delay means in accordance with information 
20 stored in said cores; means for selectively preventing ap- 
plication of pulse energy to the delay means associated 
with the first stage; and first input means adapted to apply 
a pulse train to said reset means and to  the delay means 
of the first stage and concurrently to apply the inverse of 
25 said pulse train to said selection means; whereby said 
loads are pulsed in a selected sequence in response to said 
pulse train. 
6. The apparatus of claim 5 and further including an 
additional output winding on the cores of stages 2 through 
30 N, additional selection means in circuit with said addi- 
tional output windings and the delay means of stages 1 
through N-1 and operable to apply pulse energy to  said 
delay means in accordance with the information stored in 
said cores; further means for preventing application of 
35 pulse energy to the delay means associated with the Nth 
stage; and aditional input means adapted to apply a pulse 
train to said reset means and to the delay means of the 
Nth stage and concurrently to apply the inverse of said 
pulse train to said selection means; whereby said loads 
40 are pulsed in the reverse of said selected sequence. 
References Cited 
UNITED STATES PATENTS 
45 3,059,226 10/1962 Einsele _ _ _ _ _ _ _ _ _ _ _ _  340-174 
3,063,038 11/1962 Davis _ _ _ _ _ _ _ _ _ _ _ _ _  340-174 
OTHER REFERENCES 
Pulse, Digital and Switching Waveforms, Millman and 
Taub, 1965, pp. 415-422, 435-437. 
STANLEY M. URYNOWICZ, JR., Primary Examiner 
KENNETH E. KROSIN, Assistant Examiner 
50 
55 U.S. C1. X!R. 
307-221, 227 
